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Abstract—Trapped ions (TI) are a leading candidate for
building Noisy Intermediate-Scale Quantum (NISQ) hardware.
TI qubits have fundamental advantages over other technologies
such as superconducting qubits, including high qubit quality,
coherence and connectivity. However, current TI systems are
small in size, with 5-20 qubits and typically use a single trap
architecture which has fundamental scalability limitations. To
progress towards the next major milestone of 50-100 qubit TI
devices, a modular architecture termed the Quantum Charge
Coupled Device (QCCD) has been proposed. In a QCCD-based
TI device, small traps are connected through ion shuttling. While
the basic hardware components for such devices have been
demonstrated, building a 50-100 qubit system is challenging
because of a wide range of design possibilities for trap sizing,
communication topology and gate implementations and the need
to match diverse application resource requirements.
Towards realizing QCCD-based TI systems with 50-100 qubits,
we perform an extensive application-driven architectural study
evaluating the key design choices of trap sizing, communication
topology and operation implementation methods. To enable our
study, we built a design toolflow which takes a QCCD architec-
ture’s parameters as input, along with a set of applications and
realistic hardware performance models. Our toolflow maps the
applications onto the target device and simulates their execution
to compute metrics such as application run time, reliability and
device noise rates. Using six applications and several hardware
design points, we show that trap sizing and communication
topology choices can impact application reliability by up to three
orders of magnitude. Microarchitectural gate implementation
choices influence reliability by another order of magnitude. From
these studies, we provide concrete recommendations to tune these
choices to achieve highly reliable and performant application
executions. With industry and academic efforts underway to build
TI devices with 50-100 qubits, our insights have the potential to
influence QC hardware in the near-future and accelerate the
progress towards practical QC systems.
I. INTRODUCTION
Quantum computing (QC) is an emerging paradigm which
uses principles of quantum mechanics to manipulate informa-
tion. In QC, information is represented using qubits (quantum
bits) and computations are performed using gates (operations).
Leveraging effects such as superposition, entanglement and
interference, QC systems can efficiently explore exponentially
large state spaces and compute solutions for certain classically-
intractable problems. Practical applications of this paradigm
are expected in the near future, particularly in the domains of
computational quantum chemistry [1, 2], machine learning [3,
4] and security [5].
QC hardware has progressed rapidly in recent years. Current
leading qubit technologies are superconducting qubits [6, 7]
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Fig. 1: Scanning electron micrograph of the Sandia HOA2 trap.
Figure adapted from [24]. A single trap houses all the ions.
Control electrodes are used to load, remove and move ions.
This architecture does not scale beyond 50-100 qubits because
of gate implementation challenges in long ion chains.
and trapped ion (TI) qubits [8–10]; other technologies also
being pursued [11–13]. Several superconducting qubit systems
having up to 72 qubits have been built [14–16]. TI systems
have also been built, with the current largest system having 11
qubits [17]. All these systems have severe resource constraints,
including low qubit counts and high operational noise, and
therefore are called Noisy Intermediate-Scale Quantum (NISQ)
systems. In spite of these limitations, NISQ systems have
the potential to demonstrate near-term QC applications [5]
especially if they are architected well and used in conjunction
with efficient software toolflows.
Trapped ion (TI) qubits are one the most promising tech-
nology candidates for building NISQ devices. Figure 1 shows
a real TI QC system. TI qubits are implemented using the
energy states of an atomic ion such as Ca+ or Yb+. In a
TI system, a set of ions are trapped or confined in space
using electromagnetic fields. As Figure 2a shows, the ions are
arranged in the form of a linear chain, with each ion storing
a single qubit. The states of the ions can be manipulated
using lasers to implement gate-based computation. Current
TI systems with 5-11 qubits have been used to demonstrate
near-term applications and quantum error detection [17–20].
Although they are smaller than superconducting systems
(pursued by IBM, Google, Rigetti and others), they have
fundamental advantages over other technologies, including
defect-free identical qubits, very high coherence times [21], and
dense qubit connectivity. Indeed, recent comparative studies
show that TI systems perform better than superconducting
systems of the same size [22, 23].
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Fig. 2: (a) A 5-qubit TI system with a single trap. Each black circle represents a qubit. Two-qubit gates are performed by
pulsing the desired pair of qubits with lasers, allowing a single trap to support full connectivity among the qubits. (b) A modular
Quantum Charge Coupled Device (QCCD) with 4 traps. Each trap initially has 3 ions and a maximum capacity of 4 ions. The
traps are interconnected through shuttling paths to move ions from one trap to another. The orange squares represent junctions
where shuttling paths meet. (c) An example program intermediate representation (IR). For clarity, we show only two-qubit
gates. Real program IR also includes single-qubit gates and qubit measurement operations. To execute the IR on the device in
(a), each ion in the device can be used to represent one qubit from the IR, and gates can be executed using the laser controller.
(d) To execute the IR on the device in (b), p0, p1 and p2 are mapped onto one trap, and p3 and p4 are mapped onto another.
The first two gates are executed within the top left trap. For the gate on p2 and p3, the qubits need to be co-located within the
same trap, so p2 is shuttled to the trap containing p3 and the gate is performed inside the bottom left trap.
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Fig. 3: Our framework for evaluating a candidate QCCD-
based TI system. Taking a candidate architecture, a set of
NISQ applications, and realistic performance models as input,
the toolflow computes application metrics like runtime and
reliability (fidelity) and device metrics like heating rates.
To scale up TI technology for near-term applications,
academic and industry efforts are underway to build 50-100
qubit systems [25–27]. Past this scale, architectures based on
a single trap are infeasible because of difficulties in qubit
control and gate implementation for long ion chains. Realizing
these difficulties, a modular and scalable architecture called the
Quantum Charge Coupled Device (QCCD) was proposed [28].
Figure 2b shows an example. QCCD-based TI systems use
multiple traps, with each trap having a small number of ions,
allowing reliable gates and full connectivity within each trap.
To interconnect traps, QCCD systems use ion shuttling, where
qubits are physically moved in order to allow communication
between traps [29–32]. Figure 2c and 2d show an example
shuttling operation. While several other scaling proposals exist
in theory [33–36], all basic components required for QCCD
systems have been developed and refined over the last decade
[17, 32, 37–41], making it a very promising TI scaling path.
Recently, Honeywell built the first QCCD system with 4 qubits
[42] and shuttling-based systems are being pursued by other
vendors also [43].
Although proof-of-concept QCCD systems have been demon-
strated, building a large practical system is challenging. On the
hardware and architecture side, designers face a wide range of
design choices for trap capacity, device topology, gate imple-
mentation methods, and shuttling techniques. Currently there is
little or no guidance on the performance and reliability tradeoffs
of these choices. On the applications end, QC algorithms have
widely different qubit and gate counts, error sensitivities, and
communication patterns. If hardware is designed in isolation,
without considering application characteristics, it will likely
result in performance and reliability penalties that are too severe
in the NISQ-regime. To enable practically useful hardware,
computer architecture techniques must be applied to design TI
devices that support application requirements well.
To this end, we perform an extensive architectural study
of modular QCCD-based TI devices targeted for the 50-100
qubit range. Using a suite of NISQ applications, we evaluate a
large space of design possibilities including key architectural
choices and microarchitectural implementation methods. Figure
3 shows our design tooflow for evaluating QCCD architectures.
Our contributions include:
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First, while several works have focused on architecture
for superconducting QC systems [44–48], there has been
less attention on TI systems although the technology is very
promising. Our work performs the first architectural studies
targeting systems with 50-100 qubits which are the next
major milestone for TI systems. Our simulations emphasize
the importance of optimizing the architecture — across the
hardware design space, application reliability varies up to five
orders of magnitude depending on the choice of trap capacity,
connectivity, and gate implementations.
Second, our work provides concrete guidance for device
designers as they architect larger systems. We find that having a
capacity of 15-25 qubits per trap is ideal across applications and
device topologies. This capacity range minimizes the impact of
ion heating, laser beam instabilities, and motional energy hot
spots across the device while still offering very good application
performance. In addition, device topology must be co-designed
for the needs of applications to achieve high reliability. For
promising applications such as QAOA [49, 50], linear device
topologies work well and simplify hardware implementation.
Third, our work provides insights on the best microarchitec-
tural choices. We evaluate four entangling gate implementations
and two methods for chain reordering and show that the
most reliable implementations vary according to application
characteristics i.e., microarchitecture must be re-configurable
according to application requirements.
II. BACKGROUND ON QUANTUM COMPUTING
A. Principles of Quantum Computing
Qubits: The building block of a QC system is a qubit
(quantum bit). Qubits have two basis states, |0〉 and |1〉. Using
superposition, a qubit can be in a complex linear combination
of the basis states, represented by α |0〉+ β |1〉, for α, β ∈ C.
This allows an n-qubit system to potentially represent all 2n
basis states simultaneously, unlike a classical n-bit register
which can be in exactly one of the 2n states.
Gates: To manipulate information, QC systems use gates to
modify the qubit amplitudes. Gates act on one or more qubits
at a time. Similar to universal gates in classical computing, QC
systems typically support a set of universal single-qubit and
two-qubit gates. QC applications are expressed using these gate
sets. To run a program, a sequence of gates is executed on a
set of appropriately initialized qubits. The gates transform the
qubit amplitudes, evolving the state space towards the desired
output. To obtain classical output at the end of the algorithm,
a qubit is measured, collapsing its state to either |0〉 or |1〉.
B. Overview of Trapped Ion QC Systems
Qubit Register (Ion Chain): In a TI quantum computer,
information is stored in the internal states of ions which are
trapped within an oscillatory potential [51, 52]. DC electrodes
on both ends of the trap provide a barrier along the axis of the
trap, and a radio-frequency oscillating electric field fluctuates
in the other two directions, causing the ions to be arranged as
linear chain with even spacing.
Qubit States: To store the |0〉 and |1〉 states required for QC,
there are a wide variety of ion internal states, like hyperfine
and Zeeman states, that can be chosen each having different
strengths and weaknesses. The performance models used in
our work assume qubits defined on hyperfine states, which is
the standard choice in current devices. However, the insights
from our work will also apply to other qubit states.
Gate Implementation Using Lasers: Gates are implemented
by exciting ions using lasers. Single qubit gates involve a single
laser interacting with the desired ion, while two-qubit gates use
multiple lasers, in order to excite the internal states of the ions
and also the vibrational motions of the chain. Two-qubit gates
use these joint oscillatory motions, also known as motional
modes, as a bus to allow communication between internal states
of distant ions [8, 53, 54]. The canonical two-qubit gate is the
Mølmer-Sørensen gate (MS), an entangling gate represented
by a time evolution under an Ising type Hamiltonian, and is
insensitive to the motional state of the ions. This motional state
can cause issues with laser addressing of the ions, captured in
the fidelity models we describe in Section VII.
Fidelity: In real QC systems, errors occur due to imperfect
qubit control, errors in pulse implementation and external
interference. Gate fidelity refers to the quality of a gate
measured using methods such as randomized benchmarking
[55]. For TI systems, gate fidelities higher than 99% have been
achieved in practice [17, 56].
III. BACKGROUND ON QCCD-BASED TI SYSTEMS
A. Challenges in Single Trap Architectures
To motivate the design of QCCD-based systems we consider
the challenges in scaling single trap systems to 50-100 qubits.
First, within a single trap, the inter-ion spacing is determined
by the balance between the trapping field and the Coulomb
repulsion between the ions. When the ion count increases,
the inter-ion spacing reduces, making it difficult to selectively
pulse a qubit using laser controllers. Second, two-qubit gate
implementation is also challenging. Within a trap, the ion-ion
coupling strength for a pair of ions at distance d scales in
proportion to 1/dα with α ranging from 1 to 3 [57, 58]. This
increases the time required to perform an entangling gate on
an arbitrary pair of qubits. Furthermore, the collective motional
modes (vibrational modes) of the ion chain are used to mediate
the two-qubit interaction. The density of modes increases with
ion count, worsening the chance of crosstalk among modes and
reducing gate fidelity1. Put together, these challenges make it
difficult to scale single-trap TI devices beyond tens of qubits.
B. Components of the QCCD Architecture
QCCD devices overcome the challenges of single-trap
systems using a modular design having a set of small ion
chains, each in an individual trap. In Figure 2b, the system has
12 ions, separated into 4 traps of size 3 each. By restricting
capacity, this design achieves fast and high-fidelity two-qubit
1Ref. [58] develops entangling gates on chains of 50 ions, but they see a
considerable slowdown in two-qubit gate times.
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Step 2: Reorder ion chain in T1
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Fig. 4: Shuttling in a QCCD-system which has linear device
topology. Extra split and merge operations are required while
moving ions through intermediate traps.
operations within each trap. To enable two-qubit gates across
traps, QCCD uses ion shuttling to physically move ions from
one trap to another prior to the entangling operation.
Figure 2d illustrates three steps involved in shuttling. First,
the desired ion is split from the source chain. To move this
ion, shuttling paths are implemented as a set of segments
connected by junctions. In Figure 2b, the system has 5 segments
(blue), connected using 2 junctions (orange). The split ion is
moved from the trap through the segments and junctions to
the desired trap. These move operations also include any turns
required at the junctions. Finally, the shuttled ion is merged
into the destination chain. Experimentally, these operations
are implemented using time-varying waveforms on the control
electrodes attached to the trap segments [32].
IV. DESIGN TRADEOFFS IN QCCD-BASED TI SYSTEMS
A. Trap Capacity Choices
Individual traps within a QCCD architecture are identical
to a single-trap TI system, hence they face the same qubit
addressing and gate implementation challenges if the number
of ions in a single chain is too high. Therefore, having low trap
capacity is beneficial to applications because it enables fast
and reliable two-qubit gates within a trap. However, having
low capacity is harmful because it sacrifices qubit connectivity,
which is a key advantage of TI systems over other technologies.
Satisfying an algorithm’s two-qubit gate requirements with low
trap capacity necessitates more shuttling, including more splits,
moves, and merges. These operations increase execution time
and reduce reliability. Further, shuttling operations introduce
qubit motion via the trapping potentials and induce heating
of the vibrational modes of the ion chain. This impacts qubit
addressability using lasers and reduces the gate fidelities.
Our work studies: How does trap sizing affect QCCD-based
TI systems with 50-100 qubits? What sizes work well for NISQ
applications and to what extent do application characteristics
such as two-qubit gate patterns affect sizing?
B. Communcation Topology Choices
QCCD systems have different topology options for orchestrat-
ing shuttling operations. To understand the tradeoffs, consider
the linear topology shown in Figure 4. This topology is the
easiest to build and imposes the minimum requirements on
the number of required segments. Since there are no junctions,
move operations are simplified. However, the linear topology
restricts distant communication paths. To move an ion to a non-
adjacent trap, several split and merge operations are required
at intermediate traps. Splits and merges are more difficult
compared to moves and can potentially impact applications.
Additionally, split and merge operations require that the ion
is positioned at the correct end of the chain. In our example,
after the yellow ion is merged at the second trap, it needs to
be repositioned at the right end of the second trap using a
chain reordering operation. These operations can also impact
application metrics. In contrast, grid topologies, such as Figure
2b offer better communication paths at the expense of more
hardware. In this particular 2x2 topology, shuttles do not
encounter intermediate traps, and hence avoid the extra split,
merge operations of the linear topology. However, grids require
3 and 4-way junction turns which are non-trivial compared to
simple move operations through straight segments.
We ask: How much does QCCD device topology affect
application reliability and performance? Are the overheads
of extra split and merge operations in linear topologies
prohibitive? What communication topologies can best support
NISQ applications with 50-100 qubits?
C. Gate and Shuttling Implementation Choices
Two-qubit gates within a trap: To implement two-qubit gates,
the shared motion of the ion chain can be harnessed in different
ways. The two leading gate methods are based on amplitude
modulation (AM) [59–61] and frequency modulation (FM)
[40, 58] of the laser control pulses. We also consider a recent
proposal based on phase modulation (PM) [62].
To understand the impact of gate choices, consider a trap
with n ions, and say we wish to perform a gate between two
ions that are separated by d positions inside the trap. In Figure
2a, n = 5 and d = 3. With AM and PM gates, gate time
linearly increases with d, i.e. gates between nearby ion pairs
are faster than distant pairs assuming constant laser strength.
This is a direct consequence of the weaker interaction strength
between far away qubit pairs. On the other hand, for FM gates,
duration is independent of d, but it increases linearly with n,
i.e. for any qubit pair inside the trap, the gate time is constant,
but as the gate times get longer as the chain does. These
tradeoffs are not just in gate duration. Gate reliability worsens
linearly with higher gate time and differs for AM, PM, and
FM methods. Gate reliability also depends on heating rates,
which are a function of the trap capacity and communication
topology. Most importantly, since QC applications have diverse
gate patterns, these tradeoffs are likely to play out differently
across applications. It should be noted that none of these trends
are fundamental. While there are methods to remove distance
dependence for gate time and implementations with different
scaling behavior, we consider the most commonly used pulse
modulation techniques and base our studies on well-accepted
experimental observations in the field.
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Fig. 5: Choices for chain reordering. GS uses a SWAP gate
(implemented with 3 MS two-qubit gates) to exchange quantum
state of any arbitrary pair of ions within the trap. IS requires
hop-by-hop physical swaps.
Chain reordering within a trap: Another important microar-
chitectural choice is the method of chain reconfiguration. These
operations position the ion at the correct end of the chain
before a split operation (see Figure 4). The two standard
ways of performing reconfiguration: gate-based swapping and
physical ion swapping, are shown in Figure 5. In gate-based
swapping (GS), a SWAP gate (implemented using 3 MS gates
and some single qubit gates) is used to swap the quantum states
of the desired ions. Hence, the performance and reliability
of GS is directly influenced by the method for two-qubit
gate implementation. The second method, ion swapping (IS),
physically swaps adjacent ions and was recently demonstrated
[63]. Each 1-hop IS exchange requires a split operation to
isolate the two swapping ions, followed by the physical rotation
of the two ions by 180 degrees (shown in Figure 5), followed
by a merge to reconstruct the chain (split and merge not shown).
Similar to communication, split and merge operations for IS
operations have performance and reliability overheads.
We ask, What is the best method to implement two-qubit
MS gates and chain reordering in near-term QCCD devices?
Is the most reliable implementation different across applica-
tions? How can application characteristics be used to inform
microarchitectural choices?
V. DESIGN TOOLFLOW: OVERVIEW
To evaluate these design questions, we built the toolflow
shown in Figure 3. Our framework takes a QCCD-based TI
system design configuration as input, including trap sizes, con-
nectivity, two-qubit gate implementation, and chain reordering
method. It uses a set of NISQ application benchmarks to
evaluate the candidate architecture. For accurate evaluation,
our toolflow uses realistic performance models for individual
components of the QCCD architecture, including real-system
measurements reported in experimental works and realistic
physical models. Our simulator uses these models to compute
application-level metrics such as execution time, reliability, and
operation counts along with device-level metrics such as trap
heating rates.
A. Compiler for QCCD-based TI systems
To evaluate a range of architectures, we require application
executions that are optimized for each target architecture,
ideally through an automated compiler toolflow. Current QC
compilers [23, 64–66] do not support QCCD-based TI systems,
so we built a backend compiler which maps and optimizes
applications for QCCD systems. The input to the compiler
is an application intermediate representation (IR) consisting
of a gate sequence with data (qubit) dependencies among
gates. Such IR can be obtained from the language frontends of
QC compilers like IBM Qiskit [64, 67] or ScaffCC [68, 69].
Using the IR, our compiler first maps the program qubits onto
distinct hardware qubits using heuristic techniques which aim
to reduce communication. Next, we route shuttling operations
through the shortest paths in the hardware and automatically
insert the necessary chain reordering operations. Since multiple
shuttles are allowed to execute in parallel on QCCD devices, we
implement strategies to avoid congestion at junctions and avoid
deadlocks while routing parallel shuttles. The output of our
compiler is an executable with primitive QCCD instructions.
B. Simulator using Realistic Performance Models
Next, we built a simulator to run the applications on the
candidate architecture. The inputs to the simulator are the
compiled executable, the target QCCD device and physical
performance models for QCCD hardware. The goal of the
simulator is to estimate application run time, reliability, and
device-level metrics such as trap heating rates.
To measure application run time, our simulator considers
realistic gate performance models, shuttling time models
and parallelism constraints in QCCD systems. The gate and
shuttling performance models are derived from real device
characterization studies, and allow us to accurately model
the performance of all primitive operations in the QCCD
architecture (Section VII). In TI systems, gates within a single
trap typically execute serially [17, 23]. But, independent ion
shuttles can run in parallel with each other, and in parallel with
gates in other traps. Considering these constraints, the simulator
walks through the instructions in the compiled executable
and schedules their execution on the device. The simulation
begins with each qubit laid out acoording to the initial qubit
layout specified by the executable. For shuttling operations,
the simulator moves ion from one trap to another as specified
by the executable. For each instruction the simulator tracks
start and finish times, allowing it to estimate total application
runtime at the end of the program.
To measure application reliability, we ideally require a quan-
tum noise simulator. While such noise simulators have been
developed [70], their compute requirements scale exponentially
with qubit count and are intractable beyond 50-60 qubits.
Moreover, current simulators are specific to superconducting
qubits and do not include QCCD system models. Hence, we
build a custom simulator for QCCD systems. Our simulator
uses realistic physical models and estimates from real-system
experiments to model gate fidelity and trap heating rates from
operational and background noise sources.
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The simulation starts with each chain in a zero motional
mode energy state. When shuttling operations are executed, the
motional energy of the ion chains increase (the ions vibrate
more because energy is added to the system to move them).
The simulator tracks these energy changes using estimates
from a physical model. For each gate, the simulator computes
the fidelity using a model which includes errors from chain
temperature and background heating. To measure application
reliability (fidelity), the simulator computes the product of
fidelities for each operation in the program. This model closely
approximates real executions and has been experimentally
validated on current TI systems [17, 22], on superconducting
systems [5], and used in prior works [71, 72].
VI. OPTIMIZATIONS IN OUR COMPILER
The input IR to the compiler has a set of single and two-
qubit gates, as well as measurement operations. Unlike classical
compilation, QC IR does not have control dependencies. It
is standard practice to fully unroll all loops and inline all
functions; the full instruction sequence is known at compile
time [23, 64, 65, 71, 73].
Our compiler first maps the program qubits in the IR onto
hardware qubits. For example, for the program in Figure 2c,
{p0, p1, p2} can be mapped to the first trap, and {p3, p4} can be
mapped to the second trap. The choice of mapping influences
the amount of communication. To reduce communication, we
use a greedy mapping heuristic adapted from prior work [71,
74]. Our heuristic orders the program qubits according to the
sequence in which they are used by the application. It maps each
qubit to a trap, co-locating qubits according to trap capacity
constraints specified by the architecture. To leave enough buffer
space for incoming shuttles, the heuristic ensures that traps are
not completely filled (in our experiments, we leave room for
2 incoming ions per trap).
Next, to schedule gates, our compiler uses the earliest ready
gate first heuristic [75]. Single-qubit gates on an ion do not
need communication and can be scheduled on the trap which
holds the ion. For two-qubit gates, the compiler inserts a series
of split, move, and merge operations to co-locate the ions if
required. To minimize communication, the compiler determines
the shortest shuttling path using the device topology. Chain
reordering operations are inserted automatically according to
the method supported by the target device. For parallel shuttle
routing, the compiler avoids deadlocks and manages congestion
by leveraging full knowledge of the program instructions and
device topology to allocate resources and break dependency
cycles. When two shuttles need to access the same segments,
we use heuristics to schedule the individual split, move, and
merge operations such that no two ion shuttles occupy the
same segment at the same time and prioritize earlier gates. To
manage congestion at junctions, wait operations are inserted
to delay ion shuttles at the intersection when another shuttle
is passing or turning through the junction.
VII. SIMULATION FRAMEWORK: PERFORMANCE AND
FIDELITY MODELS
In order to effectively study architectural and microarchi-
tectural design, we must have a well motivated model of
the physical behavior of QCCD systems. First, we present
performance models for two-qubit gate implementations. Next,
we model shuttling performance and trap heating rates. Finally,
the gate and shuttling models are combined according to a
well-known model to compute the gate fidelity.
A. Gate Time Model
The entangling gate we consider is the Mølmer-Sørensen
gate, which is the canonical two-qubit gate on TI systems. This
gate creates entanglement between distant ions in a chain by
mediating the interaction through the motional mode of the
chain [53, 54]. Other popular QC gates such as Controlled NOT
are implemented using the MS gate as a low-level primitive
[23, 76]. Our work considers three implementation options for
the MS gate. The options differ by the laser parameter that
is modulated to ensure robust performance on all motional
modes. The first two techniques implement laser pulses using
Amplitude Modulation (AM) [59, 61], the third technique uses
Phase Modulation [62], and the last technique uses Frequency
Modulation (FM) [40, 58]. These gates are standard and
implemented in current TI systems [17, 77, 78].
AM Gates: For the AM gates, the operation time of the gate
is linearly proportional to the distance between the involved
qubits. For clarity we refer to the gate implementation in [59]
as AM1, and the gate implementation from [61] as AM2. AM1
gates are slightly more robust to some sources of noise outside
of the scope of this study, but as a result are slightly slower
overall. Their gate times are well described by the function
τAM1 (d) = 100 ∗ d− 22,
where d is the number of ions between the two ions that are
being entangled (all times are reported in µs). For the less
robust but faster gates AM2 gates [61], we use
τAM2 (d) = 38 ∗ d+ 10.
PM Gates: Similar to AM gates, the operation time of PM
gates can be approximated as being linearly related to the
distance between the involved qubits. From [62] we get a
scaling of
τPM (d) = 5 ∗ d+ 160.
These gates have a much weaker dependence on distance than
their AM counterparts, but are slower for nearby qubits.
FM Gates: FM gates have an operation time which is
independent of the distance between the two ions, but are
instead proportional to the total number of ions in the chain.
We assume a gate time of 100µs for all chains below 12 ions,
as extremely fast gates are somewhat sensitive to noise, and
then increase linearly from there according to the times given
in [40]. From this we get an equation for gate time of
τFM (N) = max(13.33 ∗N − 54, 100),
where N is the number of ions in the chain.
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B. Shuttling Model
Shuttling Time: During shuttling, the electrodes in the trap
have their voltages modified split the chain and move the ion
of interest slowly to the next segment. This slow motion is es-
sential for minimizing the amount of heating present during the
operation, but there still is some heating which is unavoidable.
In Table I we give the times for the various shuttling operations,
obtained from real characterization experiments [79]. These
operations allow us to move ions between chains as needed in
order to generate more complex entangled states and measure
qubits, while still honoring trap capacity restrictions.
Operation Time
Move ion through one segment 5µs
Splitting operation on a chain 80µs
Merging an ion with a chain 80µs
Crossing Y-junction 100µs
Crossing X-junction 120µs
TABLE I: Operation times for each shuttling operation, ob-
tained from experimental demonstrations summarized in [79].
Heating Model: When shuttling a qubit, motion is being
introduced to the system via the trapping potentials, and this
can cause additional heating of the motional modes of the
chain. While our entangling gates do not need the chain to be
in a particular motional mode, higher energy states have more
vibration, making ideal laser addressing difficult. This leads to
a penalty in gate fidelity as energy is added to the system.
In our heating model, every chain is thought of as a quantum
oscillator with discrete quantized energy levels. We initialize
all chains in the zero energy state of this system and add energy
to the system in fractions of the energy difference between
these energy levels, known as a quanta. When a chain is split,
the energy of the chain is split proportionally to the number
of ions in each sub-chain, such that conservation of energy
is obeyed. Each sub-chain then gains k1 quanta of motional
energy. Similarly when two chains are merged, the resulting
chain has energy equal to the sum of the two chains which are
being merged, along with an additional k1 quanta to account
for the energy needed to stop the chains and prevent collisions.
Lastly, when an ion is being shuttled, it picks up k2 quanta
of energy per segment it shuttles over, to account for slight
imperfections in the shuttling potential, along with fact that the
very act of shuttling requires the ion to increase in energy. This
model comes from the intuition that the heating is strongest at
points where the ion is experiencing higher accelerations, and
that adiabatic shuttling has been shown to have high fidelities
in practice [37, 80, 81].
In Honeywell’s 4-qubit QCCD system, the average heating
rate per shuttling operation was measured to be less than 2
quantas per second [42]. Since further improvement will be
necessary for realizing 50-100 qubit systems, we assume an
order of magnitude lower heating rates and use k1 = 0.1 and
k2 = 0.01.
C. Gate Fidelity Model
When assuming ideal addressing, the fidelity of the MS
gate is independent of the motional mode. In practice, thermal
motions from higher motional modes reduce the fidelity of
the gate. Additionally, if background heating from the electric
fields in the trap occurs during the gate, that gate will fail
as the MS gate relies on a constant motional mode during
application. These two effects lead to a gate fidelity F defined
as:
F = 1− Γτ −A (2n¯+ 1) , (1)
where Γ is the background heating rate of the trap, τ is
the gate duration defined in Section VII-A, A ∝ Nln(N) is a
scaling factor on the second term which represents the thermal
laser beam instabilities (thermal motion of the laser beams
perpendicular to the ion chain), and n¯ is the motional mode
of the chain (vibrational energy), in units of motional quanta
[59]. In other words, fidelity decreases at higher gate durations
because of background heating. Fidelity also decreases when
the motional energy of the chain increases from shuttling
operations.
VIII. EXPERIMENTAL SETUP
Application Qubits Two-qubit Gates Communication Pattern
Supremacy 64 560 Nearest neighbor gates
QAOA 64 1260 Nearest neighbor gates
SquareRoot 78 1028 Short and long-range gates
QFT 64 4032 All distances (64*63 gates)
Adder 64 545 Short range gates
BV 64 64 Short and long-range gates
TABLE II: Applications used in our study.
A. Applications
Table II lists the six applications used in our study. Google’s
recent supremacy demonstration used a circuit with 53 qubits
and 430 two-qubit gates on real superconducting hardware
[5]. Using this as a baseline capability for 50-100 qubit NISQ
systems, we selected applications with 60-80 qubits and 500-
4000 two-qubit gates.
The quantum supremacy benchmark is designed to demon-
strate a classically intractable computation on a near-term QC
system [5, 82]. Quantum Approximate Optimization Algorithm
(QAOA) is an important optimization algorithm with near-term
applications [49, 50, 83]. We use the hardware efficient ansatz
for QAOA described in [84]. SquareRoot is an implementation
of Grover’s search algorithm [85]. Quantum Fourier Transform
(QFT) [86] and Adder are important QC kernels. Bernstein-
Vazirani (BV) algorithm has been used to characterize current
trapped ion systems [17].
We obtained the IR for SquareRoot and QFT from ScaffCC
[68, 69], Supremacy from Google Cirq [65], and QAOA,
BV and Adder from [87]. Our backend compiler supports an
OpenQASM interface [88] which allows us to easily interface
with high-level language frontends like Cirq and ScaffCC.
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B. Device Configurations
QCCD systems are designed to operate in the regime of
50-200 qubits. Beyond that optical interconnects and other
scaling techniques are required to build very large systems
with thousands of qubits [33, 34]. We evaluate architectures
with 50-200 qubits and consider individual trap capacities in
the range of 15-35 ions per trap. To explore communication
topologies, we use two device topologies: L6, a device similar
to Figure 4 with 6 traps connected in a linear fashion (this is
the topology of Honeywell’s QCCD system [42]), and G2x3 a
grid device similar to Figure 2b with 6 traps arranged in two
rows and three columns [28]. To test gate implementations,
we consider 4 variants of the MS gate: AM1, AM2, PM, and
FM. We also test two variants of chain reordering: GS and IS.
All compilation and simulation experiments are run on an
Intel Skylake processor (2.6GHz, 12GB RAM) using Python
3.7.
IX. ARCHITECTURAL DESIGN EXPLORATION
A. Trap Capacity Choices
Figure 6 shows the effect of trap sizing on application
and device-level metrics. Figure 6a shows the execution time
(performance) for the six applications (lower is better). For
SquareRoot, Supremacy and BV, the performance is relatively
stable with increasing capacity. This arises because of relative
amounts of compute and communication and the different
scaling trends for these components. As trap capacity increases,
the amount of communication drops. However, the gate time
increases because longer duration is necessary to perform
entangling gates in large traps (see FM gate scaling in Section
VII-A). Hence, the overall time remains relatively constant
irrespective of trap size. However, Figure 6b analyses the
computation and communication performance for QFT. In this
case, computation time is the dominant factor and the total
time increases with trap size. Therefore, while it is generally
believed that the shuttling time will be a major performance
bottleneck for QCCD systems [39, 89], our work shows
that computation and communication performance depend on
application characteristics as well as device architecture.
Figure 6c-6e show the fidelity of six applications (higher
is better). For BV, Adder and QAOA, fidelity is high even at
very low trap capacity because of their low communication
requirements. For Supremacy, SquareRoot and QFT, fidelity
is low at small trap capacity (< 15 ions), attains a maximum
thereafter and drops significantly when the trap capacity is
30 or more. For Supremacy, the best fidelity is 15× higher
than the worst, showing the importance of optimizing trap
sizing. To analyze the trend, Figure 6f shows the maximum
motional mode across the traps in the device (the motional
mode quantifies unwanted energy accumulated in an ion chain,
higher is worse). The motional energy is high at small capacity
because more communication operations are required. Each
shuttling operation adds energy to the ion chains, increasing
heating, worsening qubit addressability and gate fidelity. Since
heating rates reduce with increasing trap capacity, why does
gate fidelity worsen at higher capacity?
Figure 6g analyses the contribution of background heating
and motional mode energy towards two-qubit gate errors for
Supremacy (see equation 1). Gate error is dominated by the
motional mode error, with only a negligible contribution from
background heating. Surprisingly, even though the motional
mode energies reduce at larger trap capacity, the thermal
contribution to gate error increases with capacity — the error
rate increases by 3× for a capacity of 35 ions, compared to
20 ions. This is for two reasons: First, laser beam instabilities
increase with trap capacity (captured by the second term in
equation 1). This increases the contribution of motional mode
error by 1.5× as the trap capacity increases to 35 ions. Second,
heating of a long ion chain causes a large motional energy hot
spot, worsening all gates in that trap. With small trap capacities,
heating effects can effectively be localized to small regions of
the device.
Therefore, for maximizing the reliability of QCCD systems,
there is a trap capacity sweet spot of 15-25 ions, depending on
the application. This capacity minimizes the impact of heating
from communication, thermal motion of the laser beams and
large hot spots on the device. Moreover, this trap sizing also
offers very good runtime performance across applications.
TI devices can be easily reconfigured to support less ions
than the trap maximum capacity, simply by loading fewer ions.
Hence, we recommend that QCCD system should be designed
to support up to 20-25 ions per trap. The actual used capacity
can be lowered for applications which benefit from small trap
sizes.
B. Communication Topology Choices
Figure 7 compares the execution time and fidelity of
linear (L6) and grid (G2X3) communication topologies across
applications.
For Adder, QFT, Supremacy and QAOA the linear topology
offers slightly better performance than grid. For SquareRoot,
the grid topology offers better performance than linear. Com-
paring QFT and SquareRoot, SquareRoot has fewer two-qubit
operations than QFT, but its communication pattern is more
irregular. QFT has a very regular communication pattern where
every ion communicates with every other ion in sequence.
Hence, QFT maps well onto the linear topology and SquareRoot
maps well onto the grid topology. Therefore, for a given
architecture, application gate patterns significantly influence
runtime performance.
Comparing fidelities, topology has a dramatic impact on
the fidelity of SquareRoot and QFT. For SquareRoot, the
grid topology offers up to 7000× higher fidelity than the
linear topology. For QFT, the linear topology offers up to 4×
higher fidelity than grid. Figure 7g shows the motional mode
energies for SquareRoot. The grid topology offers benefits
for SquareRoot because it reduces the number of split and
merge operations at intermediate traps and therefore accrues
less motional heating. The grid topology also allows shorter
shuttling paths for the irregular communication pattern of this
application, further minimizing unwanted motional energy. For
Adder, BV, Supremacy and QAOA the impact of topology is
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the maximum number of ions in an individual trap. (a) shows application runtime (lower is better). Runtime depends on trap
capacity, but is also influenced by application characteristics. (b) shows the trends of computation and communication time for
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better). Motional mode energy decreases at higher capacity because of reduced communication. (g) analyzes the contribution
of background heating and motional mode energy to two-qubit gate error rate (error rate is 1−gate fidelity, lower is better).
Motional mode energy is the major contributor to heating error. The trend is explained in Section IX-A.
less because they are not communication-intensive. In particular,
Supremacy and QAOA (we use the hardware-efficient ansatz)
are designed for nearest-neighbor connectivity and work well
on QCCD systems with linear topology.
Thus, device topology must be co-designed for needs of
applications. For NISQ systems, fidelity losses from application-
device topology mismatch can be very severe. For nearest-
neighbor applications such as QAOA and Supremacy, linear
QCCD topologies work well.
X. MICROARCHITECTURAL DESIGN EXPLORATION
Figure 8 shows the performance and fidelity for the six
applications under eight microarchitecture combinations: four
two-qubit gate implementation methods (AM1, AM2, PM, FM)
and two chain reordering methods (GS, IS). For this simulation,
we used a linear device topology with 6 trapping zones.
A. Two-qubit Gate Choice
The right half of Figure 8 show the performance of the gate
implementations. Application performance depends on the gate
implementation, with up to 5× performance variations across
implementations. Thus best choice of gate differs according to
the application. For QAOA where all the two-qubit are short
range, AM gates perform better than the FM gate. This is
because FM gates have high execution times which increase
linearly with the number of ions in the chain. However, FM gate
time is independent of the ion separation for a particular two-
qubit gate and PM gates only have a weak distance dependence,
and therefore they are suitable for SquareRoot and QFT which
have long range two-qubit operations.
The left side of Figure 8 show that application fidelity
depends significantly on the two-qubit gate implementation
choices (with the GS chain reordering method). Fidelity
varies by up to 7× across implementations (not including
IS). FM gates obtain up to 9× improvement over AM1 and
1.5× over AM2. In most cases, FM and PM gates have
comparable fidelities. For SquareRoot, FM and AM2 gates
are comparable and obtain up to 2× improvement over AM1.
For QAOA, AM2 gates work well, for Supremacy FM, AM2
and PM gates are comparable and better than AM1. Similar
to the performance variations, fidelity varies due to different
application requirements. QAOA, Supremacy and Adder benefit
from fast gate times at short-range, hence AM2 gates work well.
QFT, SquareRoot, BV have short and long-range interactions
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which are reliably provided by the FM or PM implementations.
Therefore, QCCD systems should support multiple implemen-
tations for two-qubit gates to allow applications to matched to
the most suitable implementation. The right choice of gate can
improve fidelity by up to 9×. However, this will not require
extra hardware — current TI systems already include all the
hardware necessary to allow experiments with different gate
implementations [77].
B. Chain reconfiguration Choices
Figure 8 shows that GS chain reordering has superior fidelity
to IS (for QAOA, GS and IS curves match exactly because
chain reordering is not required). Although fast methods have
been developed for IS [63], our simulations indicate that this
method has severe fidelity overheads. With current protocols
for reordering, each pair of adjacent ions requires an additional
split and merge operation. Applications such as SquareRoot
require several reordering operations, especially at small trap
sizes, increasing the overheads of IS. GS works well across
applications, across FM and AM2 gates, and across different
trap sizes, providing vastly superior fidelity compared to IS.
Thus, we recommend that QCCD-based TI systems used
gate-based swapping for chain reordering. This method also
has the advantage that it can leverage one or more two-qubit
gate implementations available for the trap.
XI. RELATED WORK
Several works have developed software tools and architecture
for superconducting systems. [44–46, 90] developed the QuMA
microarchitecture and simulation tools. [47, 48, 71, 91] are other
recent simulation and compilation works on superconducting
systems. IBM’s Qiskit [64], Google’s Cirq [65] and Rigetti’s
Quilc [66] platforms are software toolflows for their respective
superconducting devices. Overall, superconducting systems
have received significant attention recently, in part because
several industry players have provided access to real devices.
Our work brings renewed attention to TI systems which may
offer comparable or higher reliability [22, 23].
Prior works have evaluated real implementations of TI sys-
tems to understand architecture design choices. [22] compared
the performance of a 5-qubit TI system from University of
Maryland (UMD) with a 5-qubit superconducting system from
IBM. [23] conducted a larger study, comparing superconducting
systems from IBM and Rigetti to the UMD 5-qubit TI
system. From [22, 23], the full connectivity of TI systems and
powerful primitive operations offer high application success
rates compared to other platforms. These real-system studies
provide ample evidence to show that TI systems are very
promising for NISQ applications. While these works focus on
existing devices with less than 20 qubits, our work focuses
on the 50-100 qubit range using an automated design and
simulation toolflow.
Prior works have also considered very large or fault-tolerant
TI devices. [92–94] developed simulation tools for systems with
million qubits. [33, 34] developed the MUSIQC architecture
which uses optical interconnects to scale to thousands of qubits,
[36] proposed a scalable architecture for TI systems based on
a reconfigurable optical interconnect. All these works focus on
very large or fault tolerant systems which are unlikely to be
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Fig. 8: Effect of microarchitecture choices on application fidelity and performance. Experiments use L6 topology.
Comparison of 8 combinations with 4 gate choices: AM1, AM2, PM, and FM, and two chain reordering methods: GS,
and IS. Application fidelity varies across gate implementations. FM and PM have no or weak distance dependence respectively,
so they work well for QFT and SquareRoot which requires several long-range gates. PMor AM2 gates work well for other
applications because they offer fast and high-fidelity short-range interactions. Across applications, gate-based swapping is
superior to physical swapping of ions in terms of fidelity because the latter requires many more split and merge operations.
realized in the next ten years [95].
XII. CONCLUSIONS
Current TI systems use a single-trap architecture where all
qubits reside in the same ion chain. Realizing the scaling issues
of this design, the Quantum Charge Coupled Device (QCCD)
architecture was proposed [28] as a path towards modular TI
systems. Over the last two decades, all components required for
QCCD systems have been experimentally developed and honed.
Recently, Honeywell demonstrated the first QCCD system with
two traps and four qubits. However, building a practically useful
QCCD system is challenging due to the wide range of possible
hardware choices and the need to support an evolving mix
of QC applications. While performance trends are known in
isolation for individual components, there is little guidance on
the their system-level performance or impact on applications.
In classical computing, architectural simulations have been a
key enabler of technology progress, allowing us to predict the
performance of the next generation of machines before building
them. Our work proposes the use of computer architecture and
simulation techniques to scale TI quantum systems to the
next major milestone of 50-100 qubits. We build a design
toolflow for the QCCD architecture, including an optimizing
compiler and simulator. Using real performance models and
device characterization data as inputs to our toolflow, we
evaluate application runtime and reliability across several
design possibilities. As a result, we provide design insights
and recommendations for choosing trap sizes, topology, and
gate implementations to maximize application reliability and
11
performance. With several efforts underway to build large
QCCD systems, our work has the potential to guide QC
hardware design in the near future.
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